SERDES Micro Architect Job Listing at AMD in San Jose, CA (Job ID 65670-en-us)

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

THE ROLE:

SerDes Technology group is seeking a talented, motivated and self-driven SerDes Micro Architect with expertise in analog mixed-signal IPs, with emphasis on high-speed SerDes PMA RTL design. You have had significant success driving architecture and product requirements. You have deep knowledge of digital design methodology and are meticulous about Power, Performance and Area. In this role, you will work with a world-class team to drive the definition of next generation high-speed SerDes IPs.

THE PERSON:

If you have a keen interest in high-speed SerDes and digital RTL design, excel in teamwork and possess strong communication skills, your profile aligns well with our requirements. We are seeking someone who is innovative, detail-oriented and possesses excellent problem-solving skills to join our design team.

KEY RESPONSIBILITIES:

• Define micro-architecture requirements for SerDes IPs, drive technical specifications to meet those requirements, and provide technical direction to execution teams
• Design and development of digital logic blocks in leading edge technology nodes
• Support behavioral modeling of analog mixed-signal circuits for pre-Si verification
• Work with cross-functional teams to identify and assess complex technical issues/risks and develop architectural solutions to achieve product requirements
• Work closely with design teams for area and floorplan refinement, verification test plan reviews, timing targets, emulation plans, pre-Si bug resolution and performance/power verification sign offs
• Support post-Si teams for product performance, power and functional issues debug/resolution

 PREFERRED EXPERIENCE:

• Excellent communication, management, and presentation skills
• Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
• Experience in driving the definition of high-speed SerDes IPs
  
• Experience in RTL design, verification, synthesis and STA in high performance design
• Experience in behavioral modeling of analog mixed-signal circuits
• Good understanding of adaptation and calibration algorithms
• Good understanding of link equalization, clock and data recovery
• Good understanding of digital signal processing
• Good knowledge of SystemVerilog and UVM

 ACADEMIC CREDENTIALS:

• Bachelor's or Master's degree in related discipline

LOCATION: San Jose, CA, or anywhere in the US

#LI-TB2

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.